



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/618,284	07/11/2003	Peter Brookes	15114H-067600US	4798

20350 7590 01/09/2008
TOWNSEND AND TOWNSEND AND CREW, LLP
TWO EMBARCADERO CENTER
EIGHTH FLOOR
SAN FRANCISCO, CA 94111-3834

EXAMINER

ALHIJA, SAIF A

ART UNIT	PAPER NUMBER
----------	--------------

2128

MAIL DATE	DELIVERY MODE
-----------	---------------

01/09/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/618,284

Applicant(s)

BROOKES ET AL.

Examiner

Saif A. Alhija

Art Unit

2128

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 17 October 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,5-16,18,19 and 24-33 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,5-16,18,19 and 24-33 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 11 July 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1, 5-16, 18-19, and 24-33 have been presented for examination.

Claims 2-4, 17, and 20-23 have been cancelled.

Response to Arguments

2. Applicant's arguments filed 17 October 2007 have been fully considered but they are not persuasive.

i) Following Applicants amendments and arguments the 101 rejections of the claims are withdrawn.

ii) Applicant argues that Lin does not disclose the software model for the software simulation is embedded in the hardware environment and runs ahead of the hardware simulation" as well as "the software model is recited to control the hardware simulation." Applicant further argues that Lin does not disclose the reference clock parameter presented in the claims as well as the resulting synchronization and control by software.

As stated previously, Column 8, Lines 20-45 reproduced below shows the SEmulation system of Lin encompasses numerous modes including software controlling hardware simulation. This cited section also shows the software simulation embedded in a hardware environment. Further, Figure 49 also shows scheduling, priorities, and swapping which reads on one part of the simulation running ahead of or behind another.



The SEmulation system and method, in accordance with the present invention, provide four modes of operation: (1) Software Simulation, (2) Simulation via Hardware Acceleration, (3) In-Circuit Emulation (ICE), and (4) Post-Simulation Analysis. At a high level, the present invention is embodied in each of the above four modes or various combinations of these modes as follows: (1) Software Simulation alone; (2) Simulation via Hardware Acceleration alone; (3) In-Circuit Emulation (ICE) alone; (4) Post-Simulation Analysis alone; (5) Software Simulation and Simulation via Hardware Acceleration; (6) Software Simulation and ICE; (7) Simulation via Hardware Acceleration and ICE; (8) Software Simulation, Simulation via Hardware Acceleration, and ICE; (9) Software Simulation and Post-Simulation Analysis; (10) Simulation via Hardware Acceleration and Post-Simulation Analysis; (11) Software Simulation, Simulation via Hardware Acceleration, and Post-Simulation Analysis; (12) ICE and Post-Simulation Analysis; (13) Software Simulation, ICE, Post-Simulation Analysis; (14) Simulation via Hardware Acceleration, ICE, Post-Simulation Analysis; and (15) Software Simulation, Simulation via Hardware Acceleration, ICE, and Post-Simulation Analysis. Other combinations are possible and within the scope of the present invention.

Further, Column 56, Line 37-Column 57, Line 16 of Lin is reproduced below. This section shows that the SEmulation system allows both asynchronous and synchronous data inputs depending upon which is enabled. Further, the software kernel controls hardware model evaluation.

FIG. 17 shows a basic building block of the hardware model in accordance with one embodiment of the present invention. For the register component, the SEmulation system uses a D-type flip-flop with asynchronous load control as the basic block for building both edge trigger (i.e., flip-flops) and level sensitive (i.e., latches) register hardware models. This register model building block has the following ports: Q (the output state); A_E (asynchronous enable); A_D (asynchronous data); S_E (synchronous enable); S_D (synchronous data); and of course, System.clk (system clock).

This SEmulation register model is triggered by a positive edge of the system clock or a positive level of the asynchronous enable (A_E) input. When either of these two positive edge or positive level triggering events occurs, the register model looks for the asynchronous enable (A_E) input. If the asynchronous enable (A_E) input is enabled, the output Q takes on the value of the asynchronous data (A_D); otherwise, if the synchronous enable (S_E) input is enabled, the output Q takes on the value of the synchronous data (S_D). If, on the other hand, neither the asynchronous enable (A_E) nor the synchronous enable (S_E) input is enabled, the output Q is not evaluated despite the detection of a positive edge of the system clock. In this way, the inputs to these enable ports control the operation of this basic building block register model.

The system uses software clocks, which are special enable registers, to control the enable inputs of these register models. In a complex user circuit design, millions of elements are found in the circuit design and accordingly, the SEmulator system will implement millions of elements in

the hardware model. Controlling all of these elements individually is costly because the overhead of sending millions of control signals to the hardware model will take a longer time than evaluating these elements in software. However, even this complex circuit design usually calls for only a few (from 1-10) clocks and clocks alone are sufficient to control the state changes of a system with register and combinational components only. The hardware model of the SEmu-
 5
 10
 15
 20
 25
 30
 35
 40
 45
 50
 55
 60
 65
 70
 75
 80
 85
 90
 95
 100
 105
 110
 115
 120
 125
 130
 135
 140
 145
 150
 155
 160
 165
 170
 175
 180
 185
 190
 195
 200
 205
 210
 215
 220
 225
 230
 235
 240
 245
 250
 255
 260
 265
 270
 275
 280
 285
 290
 295
 300
 305
 310
 315
 320
 325
 330
 335
 340
 345
 350
 355
 360
 365
 370
 375
 380
 385
 390
 395
 400
 405
 410
 415
 420
 425
 430
 435
 440
 445
 450
 455
 460
 465
 470
 475
 480
 485
 490
 495
 500
 505
 510
 515
 520
 525
 530
 535
 540
 545
 550
 555
 560
 565
 570
 575
 580
 585
 590
 595
 600
 605
 610
 615
 620
 625
 630
 635
 640
 645
 650
 655
 660
 665
 670
 675
 680
 685
 690
 695
 700
 705
 710
 715
 720
 725
 730
 735
 740
 745
 750
 755
 760
 765
 770
 775
 780
 785
 790
 795
 800
 805
 810
 815
 820
 825
 830
 835
 840
 845
 850
 855
 860
 865
 870
 875
 880
 885
 890
 895
 900
 905
 910
 915
 920
 925
 930
 935
 940
 945
 950
 955
 960
 965
 970
 975
 980
 985
 990
 995
 1000
 1005
 1010
 1015
 1020
 1025
 1030
 1035
 1040
 1045
 1050
 1055
 1060
 1065
 1070
 1075
 1080
 1085
 1090
 1095
 1100
 1105
 1110
 1115
 1120
 1125
 1130
 1135
 1140
 1145
 1150
 1155
 1160
 1165
 1170
 1175
 1180
 1185
 1190
 1195
 1200
 1205
 1210
 1215
 1220
 1225
 1230
 1235
 1240
 1245
 1250
 1255
 1260
 1265
 1270
 1275
 1280
 1285
 1290
 1295
 1300
 1305
 1310
 1315
 1320
 1325
 1330
 1335
 1340
 1345
 1350
 1355
 1360
 1365
 1370
 1375
 1380
 1385
 1390
 1395
 1400
 1405
 1410
 1415
 1420
 1425
 1430
 1435
 1440
 1445
 1450
 1455
 1460
 1465
 1470
 1475
 1480
 1485
 1490
 1495
 1500
 1505
 1510
 1515
 1520
 1525
 1530
 1535
 1540
 1545
 1550
 1555
 1560
 1565
 1570
 1575
 1580
 1585
 1590
 1595
 1600
 1605
 1610
 1615
 1620
 1625
 1630
 1635
 1640
 1645
 1650
 1655
 1660
 1665
 1670
 1675
 1680
 1685
 1690
 1695
 1700
 1705
 1710
 1715
 1720
 1725
 1730
 1735
 1740
 1745
 1750
 1755
 1760
 1765
 1770
 1775
 1780
 1785
 1790
 1795
 1800
 1805
 1810
 1815
 1820
 1825
 1830
 1835
 1840
 1845
 1850
 1855
 1860
 1865
 1870
 1875
 1880
 1885
 1890
 1895
 1900
 1905
 1910
 1915
 1920
 1925
 1930
 1935
 1940
 1945
 1950
 1955
 1960
 1965
 1970
 1975
 1980
 1985
 1990
 1995
 2000
 2005
 2010
 2015
 2020
 2025
 2030
 2035
 2040
 2045
 2050
 2055
 2060
 2065
 2070
 2075
 2080
 2085
 2090
 2095
 2100
 2105
 2110
 2115
 2120
 2125
 2130
 2135
 2140
 2145
 2150
 2155
 2160
 2165
 2170
 2175
 2180
 2185
 2190
 2195
 2200
 2205
 2210
 2215
 2220
 2225
 2230
 2235
 2240
 2245
 2250
 2255
 2260
 2265
 2270
 2275
 2280
 2285
 2290
 2295
 2300
 2305
 2310
 2315
 2320
 2325
 2330
 2335
 2340
 2345
 2350
 2355
 2360
 2365
 2370
 2375
 2380
 2385
 2390
 2395
 2400
 2405
 2410
 2415
 2420
 2425
 2430
 2435
 2440
 2445
 2450
 2455
 2460
 2465
 2470
 2475
 2480
 2485
 2490
 2495
 2500
 2505
 2510
 2515
 2520
 2525
 2530
 2535
 2540
 2545
 2550
 2555
 2560
 2565
 2570
 2575
 2580
 2585
 2590
 2595
 2600
 2605
 2610
 2615
 2620
 2625
 2630
 2635
 2640
 2645
 2650
 2655
 2660
 2665
 2670
 2675
 2680
 2685
 2690
 2695
 2700
 2705
 2710
 2715
 2720
 2725
 2730
 2735
 2740
 2745
 2750
 2755
 2760
 2765
 2770
 2775
 2780
 2785
 2790
 2795
 2800
 2805
 2810
 2815
 2820
 2825
 2830
 2835
 2840
 2845
 2850
 2855
 2860
 2865
 2870
 2875
 2880
 2885
 2890
 2895
 2900
 2905
 2910
 2915
 2920
 2925
 2930
 2935
 2940
 2945
 2950
 2955
 2960
 2965
 2970
 2975
 2980
 2985
 2990
 2995
 3000
 3005
 3010
 3015
 3020
 3025
 3030
 3035
 3040
 3045
 3050
 3055
 3060
 3065
 3070
 3075
 3080
 3085
 3090
 3095
 3100
 3105
 3110
 3115
 3120
 3125
 3130
 3135
 3140
 3145
 3150
 3155
 3160
 3165
 3170
 3175
 3180
 3185
 3190
 3195
 3200
 3205
 3210
 3215
 3220
 3225
 3230
 3235
 3240
 3245
 3250
 3255
 3260
 3265
 3270
 3275
 3280
 3285
 3290
 3295
 3300
 3305
 3310
 3315
 3320
 3325
 3330
 3335
 3340
 3345
 3350
 3355
 3360
 3365
 3370
 3375
 3380
 3385
 3390
 3395
 3400
 3405
 3410
 3415
 3420
 3425
 3430
 3435
 3440
 3445
 3450
 3455
 3460
 3465
 3470
 3475
 3480
 3485
 3490
 3495
 3500
 3505
 3510
 3515
 3520
 3525
 3530
 3535
 3540
 3545
 3550
 3555
 3560
 3565
 3570
 3575
 3580
 3585
 3590
 3595
 3600
 3605
 3610
 3615
 3620
 3625
 3630
 3635
 3640
 3645
 3650
 3655
 3660
 3665
 3670
 3675
 3680
 3685
 3690
 3695
 3700
 3705
 3710
 3715
 3720
 3725
 3730
 3735
 3740
 3745
 3750
 3755
 3760
 3765
 3770
 3775
 3780
 3785
 3790
 3795
 3800
 3805
 3810
 3815
 3820
 3825
 3830
 3835
 3840
 3845
 3850
 3855
 3860
 3865
 3870
 3875
 3880
 3885
 3890
 3895
 3900
 3905
 3910
 3915
 3920
 3925
 3930
 3935
 3940
 3945
 3950
 3955
 3960
 3965
 3970
 3975
 3980
 3985
 3990
 3995
 4000
 4005
 4010
 4015
 4020
 4025
 4030
 4035
 4040
 4045
 4050
 4055
 4060
 4065
 4070
 4075
 4080
 4085
 4090
 4095
 4100
 4105
 4110
 4115
 4120
 4125
 4130
 4135
 4140
 4145
 4150
 4155
 4160
 4165
 4170
 4175
 4180
 4185
 4190
 4195
 4200
 4205
 4210
 4215
 4220
 4225
 4230
 4235
 4240
 4245
 4250
 4255
 4260
 4265
 4270
 4275
 4280
 4285
 4290
 4295
 4300
 4305
 4310
 4315
 4320
 4325
 4330
 4335
 4340
 4345
 4350
 4355
 4360
 4365
 4370
 4375
 4380
 4385
 4390
 4395
 4400
 4405
 4410
 4415
 4420
 4425
 4430
 4435
 4440
 4445
 4450
 4455
 4460
 4465
 4470
 4475
 4480
 4485
 4490
 4495
 4500
 4505
 4510
 4515
 4520
 4525
 4530
 4535
 4540
 4545
 4550
 4555
 4560
 4565
 4570
 4575
 4580
 4585
 4590
 4595
 4600
 4605
 4610
 4615
 4620
 4625
 4630
 4635
 4640
 4645
 4650
 4655
 4660
 4665
 4670
 4675
 4680
 4685
 4690
 4695
 4700
 4705
 4710
 4715
 4720
 4725
 4730
 4735
 4740
 4745
 4750
 4755
 4760
 4765
 4770
 4775
 4780
 4785
 4790
 4795
 4800
 4805
 4810
 4815
 4820
 4825
 4830
 4835
 4840
 4845
 4850
 4855
 4860
 4865
 4870
 4875
 4880
 4885
 4890
 4895
 4900
 4905
 4910
 4915
 4920
 4925
 4930
 4935
 4940
 4945
 4950
 4955
 4960
 4965
 4970
 4975
 4980
 4985
 4990
 4995
 5000
 5005
 5010
 5015
 5020
 5025
 5030
 5035
 5040
 5045
 5050
 5055
 5060
 5065
 5070
 5075
 5080
 5085
 5090
 5095
 5100
 5105
 5110
 5115
 5120
 5125
 5130
 5135
 5140
 5145
 5150
 5155
 5160
 5165
 5170
 5175
 5180
 5185
 5190
 5195
 5200
 5205
 5210
 5215
 5220
 5225
 5230
 5235
 5240
 5245
 5250
 5255
 5260
 5265
 5270
 5275
 5280
 5285
 5290
 5295
 5300
 5305
 5310
 5315
 5320
 5325
 5330
 5335
 5340
 5345
 5350
 5355
 5360
 5365
 5370
 5375
 5380
 5385
 5390
 5395
 5400
 5405
 5410
 5415
 5420
 5425
 5430
 5435
 5440
 5445
 5450
 5455
 5460
 5465
 5470
 5475
 5480
 5485
 5490
 5495
 5500
 5505
 5510
 5515
 5520
 5525
 5530
 5535
 5540
 5545
 5550
 5555
 5560
 5565
 5570
 5575
 5580
 5585
 5590
 5595
 5600
 5605
 5610
 5615
 5620
 5625
 5630
 5635
 5640
 5645
 5650
 5655
 5660
 5665
 5670
 5675
 5680
 5685
 5690
 5695
 5700
 5705
 5710
 5715
 5720
 5725
 5730
 5735
 5740
 5745
 5750
 5755
 5760
 5765
 5770
 5775
 5780
 5785
 5790
 5795
 5800
 5805
 5810
 5815
 5820
 5825
 5830
 5835
 5840
 5845
 5850
 5855
 5860
 5865
 5870
 5875
 5880
 5885
 5890
 5895
 5900
 5905
 5910
 5915
 5920
 5925
 5930
 5935
 5940
 5945
 5950
 5955
 5960
 5965
 5970
 5975
 5980
 5985
 5990
 5995
 6000
 6005
 6010
 6015
 6020
 6025
 6030
 6035
 6040
 6045
 6050
 6055
 6060
 6065
 6070
 6075
 6080
 6085
 6090
 6095
 6100
 6105
 6110
 6115
 6120
 6125
 6130
 6135
 6140
 6145
 6150
 6155
 6160
 6165
 6170
 6175
 6180
 6185
 6190
 6195
 6200
 6205
 6210
 6215
 6220
 6225
 6230
 6235
 6240
 6245
 6250
 6255
 6260
 6265
 6270
 6275
 6280
 6285
 6290
 6295
 6300
 6305
 6310
 6315
 6320
 6325
 6330
 6335
 6340
 6345
 6350
 6355
 6360
 6365
 6370
 6375
 6380
 6385
 6390
 6395
 6400
 6405
 6410
 6415
 6420
 6425
 6430
 6435
 6440
 6445
 6450
 6455
 6460
 6465
 6470
 6475
 6480
 6485
 6490
 6495
 6500
 6505
 6510
 6515
 6520
 6525
 6530
 6535
 6540
 6545
 6550
 6555
 6560
 6565
 6570
 6575
 6580
 6585
 6590
 6595
 6600
 6605
 6610
 6615
 6620
 6625
 6630
 6635
 6640
 6645
 6650
 6655
 6660
 6665
 6670
 6675
 6680
 6685
 6690
 6695
 6700
 6705
 6710
 6715
 6720
 6725
 6730
 6735
 6740
 6745
 6750
 6755
 6760
 6765
 6770
 6775
 6780
 6785
 6790
 6795
 6800
 6805
 6810
 6815
 6820
 6825
 6830
 6835
 6840
 6845
 6850
 6855
 6860
 6865
 6870

Art Unit: 2128

reference clock parameter results in synchronization and "avoiding getting undesirably ahead of the hardware simulation" which appears to be equally recited in the Column 58 citation presented above.

iii) Since no additional arguments were made regarding the 103 rejections of claims 13 and 27 the rejections are maintained.

iv) Examiner has cited particular columns and line numbers in the references applied to the claims for the convenience of the applicant. Although the specified citations are representative of the teachings of the art and are applied to specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant in preparing responses, to fully consider the references in their entirety as potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the Examiner.

v) The Examiner respectfully requests, in the event the Applicants choose to amend or add new claims, that such claims and their limitations be directly mapped to the specification, which provides support for the subject matter. This will assist in expediting compact prosecution.

vi) Further, the Examiner respectfully encourages Applicants to direct the specificity of their response with regards to this office action to the broadest reasonable interpretation of the claims as presented. This will avoid issues that would delay prosecution such as limitations not explicitly presented in the claims, intended use statements that carry no patentable weight, mere allegations of patentability, and novelty that is not clearly expressed.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1, 5-12, 14-16, 18-19, 24-26, and 28-33 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Lin et al. "Coverification System and Method", U.S. Patent No. 6,389,379, hereafter referred to as Lin.

Art Unit: 2128

Regarding Claim 1:

Lin discloses A method in a hardware environment for validating a design for a system which comprises a software element, and first and second hardware components, the software element being for execution on the second hardware component, and the first and second hardware components being operable to interact with one another, the method comprising the steps of:

simulating operation of the first hardware component in a first simulation in a hardware environment;
(Figures 46-49. 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

simulating the software element and the second hardware component in a second simulation using a software model embedded within the hardware environment; (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

-running the second simulation asynchronously with, and ahead of, the first simulation, the software model of the second simulation being synchronized with the first simulation using a reference clock parameter that limits a maximum number of processor clock periods of the second simulation per period of a reference clock of the hardware environment; (See section 2.ii above)

controlling the first simulation using the software model in the second simulation that is running ahead of the first simulation, a socket allowing for communication between the software model and the first simulation; and
analyzing the first and second simulations to validate and validating the design for the system, (See section 2.ii above)

wherein the first simulation and the second simulation are implemented in separate processing threads within the hardware environment providing more rapid simulation of software instructions in the software model than the simulation of instructions in the first simulation. (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57. Column 30, Lines 47-61)

Regarding Claim 5:

Lin discloses A method as claimed in claim 1, further comprising:

Art Unit: 2128

performing operations in the first simulation to set up an inter-process communications protocol connection therein; **(Column 87, Lines 50-64)**

connecting the second simulation to the interprocess communications protocol connection in the first simulation; **(Column 87, Lines 50-64)**

connecting a software debugger to the second simulation; **(Abstract. Column 1, Lines 33-49)**

and controlling the first simulation from the software debugger via the second simulation using the interprocess communications protocol. **(Abstract. Column 1, Lines 33-49)**

Regarding Claim 6:

Lin discloses A method as claimed in claim 1, further comprising:

performing operations in the first simulation to set up an inter-process communications protocol connection therein; **(Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64)**

connecting a software debugger to the communications protocol connection; **(Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64)**

and controlling the first simulation from the software debugger using the inter-process communications protocol. **(Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64)**

Regarding Claim 7:

Lin discloses A method as claimed in claim 5 or 6, wherein the inter-process communications protocol is TCP/IP and the connection is a TCP/IP socket. **(Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64)**

Regarding Claim 8:

Lin discloses A method as claimed claim 1, wherein the second hardware component includes a processor. **(Column 11, Line 59 – Column 12 Line 2)**

Regarding Claim 9:

Art Unit: 2128

Lin discloses A method as claimed in claim 8, wherein the processor is an embedded processor. (Column 11, Line 59 – Column 12 Line 2)

Regarding Claim 10:

Lin discloses A method as claimed in claim 1, wherein the hardware component includes processor peripheral devices. (Column 11, Line 59 – Column 12 Line 2)

Regarding Claim 11:

Lin discloses A method as claimed in claim 10, wherein the peripheral devices are embedded. (Column 11, Line 59 – Column 12 Line 2)

Regarding Claim 12:

Lin discloses A method as claimed in claim 1, wherein the first simulation is implemented using a hardware description language (HDL) simulation environment. (Figure 26)

Regarding Claim 14:

Lin discloses A method as claimed in claim 1, wherein the first hardware component is a programmable logic device. (Column 63, Lines 4-10)

Regarding Claim 15:

Lin discloses A method in a hardware environment for controlling a simulation of a system using a software debugger, the simulation useful for validating a design of the system wherein the system comprises a software element, and first and second hardware components, the software element being for execution on the second hardware component and the first and second hardware components being operable to interact with one another, the method comprising the steps of:

simulating the first hardware component in a first simulation in the hardware environment; (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

Art Unit: 2128

simulating the software element and the second hardware component in a second simulation using a software model embedded within the hardware environment, the first simulation and the second simulation being implemented in separate processing threads within the hardware environment; (**Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57**)

performing operations to set up an inter-process communications protocol connection; (**Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64**)

connecting the software debugger to the software model of the second simulation embedded in the hardware environment; (**Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64**)

running the second simulation asynchronously with, and ahead of, the first simulation, the software model of the second simulation being synchronized with the first simulation using a reference clock parameter that limits a maximum number of processor clock periods of the second simulation per period of a reference clock of the hardware environment; (**See section 2.ii above**)

controlling the first simulation of the hardware component from the software debugger through the software model of the second simulation using the inter-process communications protocol; and (**Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64**)

validating the design of the system using the first and second simulations. (**Column 27, Lines 35-40**)

Regarding Claim 16:

Lin discloses A method as claimed in claim 15, further comprising the step of:

connecting the software debugger to inter-process communications protocol connection. (**Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64**)

Regarding Claim 18:

Lin discloses A method as claimed in claim 15, wherein the inter-process communications protocol is TCP/IP and the connection is a TCP/IP socket. (**Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64**)

Regarding Claim 19:

Art Unit: 2128

Lin discloses A method as claimed in claim 15, wherein the step of simulating the second hardware component comprises simulating a processor and one or more peripheral devices with which the one or more processors interact directly. (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

Regarding Claim 20:

Lin discloses A method as claimed in claim 15, wherein the first simulation and the second simulation are implemented in separate processing threads. (Figures 1, 2, 3, 5, and 19. Column 27; Lines 45- Column 28, Lines 57)

Regarding Claim 21:

Lin discloses A method as claimed in claim 15, wherein the first simulation and the second simulation run asynchronously. (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

Regarding Claim 22:

Lin discloses A method as claimed in claim 15, wherein the first simulation and the second simulation are synchronised with a reference clock. (Figures 1, 2, 3, 5, and 19)

Regarding Claim 23:

Lin discloses A method as claimed in claim 15 wherein the first and second simulations are implemented in respective different simulation environments. (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

Regarding Claim 24:

Lin discloses A method as claimed in claim 15, wherein the second hardware component includes embedded processors. (Column 11, Line 59 – Column 12 Line 2)

Regarding Claim 25:

Art Unit: 2128

Lin discloses A method as claimed in claim 15, wherein the second hardware component includes embedded peripheral devices. (Column 11, Line 59 – Column 12 Line 2)

Regarding Claim 26:

Lin discloses A method as claimed in claim 15, wherein the first simulation is implemented using a hardware description language (HDL) simulation environment. (Figure 26)

Regarding Claim 28:

Lin discloses A method as claimed in claim 15, wherein the first hardware component is a programmable logic device. (Column 63, Lines 4-10)

Regarding Claim 29:

Lin discloses A method for providing an I/O interface for a simulation model to allow the simulation of interactive programs in a hardware environment for use in system validation, the method comprising:

simulating a software element in a first simulation using a software model in a first processing thread in the hardware environment; (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

simulating an embedded input/output device within the simulation model in a second simulation to produce an input/output device model in a second processing thread, the first simulation running ahead of the second simulation, the first and second simulations being synchronized using a reference clock parameter that limits a maximum number of processor clock periods of the first processing thread per period of a reference clock in the hardware environment;; (See Section 2.ii above)

connecting the input/output device model to a terminal emulator using an inter-process communications protocol; (Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64)

running an interactive program in the terminal emulator to transfer information to the input/output device model, and. (Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64. Figures 1, 2, 3, 5, and 19)

polling the input/output device model for the transferred information using the software model. (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57. Column 22, Lines 29-42.)

Art Unit: 2128

validating the design of the system. (Column 27, Lines 35-40)

Regarding Claim 30:

Lin discloses A method as claimed in claim 29, the method further comprising: providing separate processing threads for the embedded input/output device to allow concurrent user inputs and outputs. (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

Regarding Claim 31:

Lin discloses A method as claimed in claim 29, wherein the inter-process communications protocol is TCP/IP. (Abstract. Column 1, Lines 33-49. Column 87, Lines 50-64)

Regarding Claim 32:

Lin discloses A method as claimed in claim 29, wherein the input/output device is a UART device. (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

Regarding Claim 33:

Lin discloses A method as claimed in claim 29, wherein the input/output device is an Ethernet MAC device. (Figures 1, 2, 3, 5, and 19. Column 27, Lines 45- Column 28, Lines 57)

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2128

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claim(s) 13 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Lin** in view of **Kim et al.** "An Integrated Hardware-Software Cosimulation Environment with Automated Interface Generation", hereafter referred to as **Kim**.

Regarding Claim 13:

Lin does not explicitly disclose A method as claimed in claim 1, wherein the second simulation is implemented using a C model.

Kim, however, discloses A method as claimed in claim 1, wherein the second simulation is implemented using a C model. (Introduction, Paragraph 2)

It would have been obvious to one of ordinary skill in the art at the time of the invention to utilize C code for the simulation as discussed in **Kim** for the simulation in **Lin** since C is commonly used higher level programming language as disclosed numerous times in **Kim**.

Regarding Claim 27:

Lin does not explicitly disclose A method as claimed in claim 15, wherein the second simulation is implemented using a C model.

Art Unit: 2128

Kim, however, discloses A method as claimed in claim 1, wherein the second simulation is implemented using a C model. (Introduction, Paragraph 2)

It would have been obvious to one of ordinary skill in the art at the time of the invention to utilize C code for the simulation as discussed in **Kim** for the simulation in **Lin** since C is commonly used higher level programming language as disclosed numerous times in **Kim**.

Conclusion

5. All Claims are rejected.


6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saif A. Alhija whose telephone number is (571) 272-8635. The examiner can normally be reached on M-F, 11:00-7:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini Shah can be reached on (571) 272-22792279. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAA

January 7, 2008


SPE 2128